Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision		 Previous revision
Last revisionBoth sides next revision
en:power:tqmt104x:linux:overview [2017/02/17 08:49] – Updated to reflect BSP Rev.0100 lenzen:power:overview [2019/05/13 17:10] – ↷ Links angepasst weil Seiten im Wiki verschoben wurden 66.249.66.216
Line 1: Line 1:
 ~~NOCACHE~~ ~~NOCACHE~~
 <embed en:templates:tabs> <embed en:templates:tabs>
-  <label lang>intern</label>+  <label lang>en</label>
   <label mod_name>tqmt104x</label>   <label mod_name>tqmt104x</label>
   <label mod_name_head>TQMT104x</label>   <label mod_name_head>TQMT104x</label>
Line 41: Line 41:
 | :::  | T104x  | I2C4  | Bus access  |  •  | <wrap round info>mutliplexed with DIU</wrap>  | | :::  | T104x  | I2C4  | Bus access  |  •  | <wrap round info>mutliplexed with DIU</wrap>  |
 | :::  | T104x  | IFC  | parallel NOR Flash |  •  |  | | :::  | T104x  | IFC  | parallel NOR Flash |  •  |  |
-| :::  | T104x  | MAC[1-3]  | SGMII |  •  | <wrap round important>double check [[..:stkt104x:dip_switches|STKT104x DIP switch configuration]]  </wrap>  |+| :::  | T104x  | MAC[1-3]  | SGMII |  •  | <wrap round important>double check [[.stkt104x:dip_switches|STKT104x DIP switch configuration]]  </wrap>  |
 | :::  | T104x  | MAC[4-5]  | RGMII |  •  |  | | :::  | T104x  | MAC[4-5]  | RGMII |  •  |  |
 | :::  | T104x  | UART1  | RS232 |  •  | Default console  | | :::  | T104x  | UART1  | RS232 |  •  | Default console  |
Line 74: Line 74:
 | :::  | T104x  | SerDes Lane 3/D  | SGMII |  •  |  | | :::  | T104x  | SerDes Lane 3/D  | SGMII |  •  |  |
 | :::  | T104x  | SerDes Lane 4/E  | Aurora |  |  | | :::  | T104x  | SerDes Lane 4/E  | Aurora |  |  |
-| :::  | T104x  | :::  | miniPCIe|  •  | Mutually exclusive, see [[..:stkt104x:dip_switches|STKT104x DIP switch configuration]] \\  Tested with MPCIe Intel NIC |+| :::  | T104x  | :::  | miniPCIe|  •  | Mutually exclusive, see [[.stkt104x:dip_switches|STKT104x DIP switch configuration]] \\  Tested with MPCIe Intel NIC |
 | :::  | T104x  | SerDes Lane 5/F  | PCIe |  •  | Tested with PCIe Intel NIC | | :::  | T104x  | SerDes Lane 5/F  | PCIe |  •  | Tested with PCIe Intel NIC |
-| :::  | T104x  | SerDes Lane 6/G  | SATA |  •  | Mutually exclusive, see [[..:stkt104x:dip_switches|STKT104x DIP switch configuration]]  | +| :::  | T104x  | SerDes Lane 6/G  | SATA |  •  | Mutually exclusive, see [[.stkt104x:dip_switches|STKT104x DIP switch configuration]]  | 
-| :::  | T104x  | :::  | SGMII |  •  | Mutually exclusive, see [[..:stkt104x:dip_switches|STKT104x DIP switch configuration]]  |+| :::  | T104x  | :::  | SGMII |  •  | Mutually exclusive, see [[.stkt104x:dip_switches|STKT104x DIP switch configuration]]  |
 | :::  | T104x  | :::  | miniPCIe |  •  | Tested with MPCIe Intel NIC  | | :::  | T104x  | :::  | miniPCIe |  •  | Tested with MPCIe Intel NIC  |
 | :::  | T104x  | SerDes Lane H  | SATA  |  •  |   | | :::  | T104x  | SerDes Lane H  | SATA  |  •  |   |
  • Last modified: 2022/08/04 15:02