Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
Last revisionBoth sides next revision
en:x86:tqmx50uc:bios_overview [2018/09/13 14:10] – reworked ME, changelog bujupiben:x86:tqmx50uc:bios_overview [2019/05/29 16:48] – removed content and link to data page sections liedmann
Line 1: Line 1:
-^  BIOS Revision  ^  ME Firmware Version  ^  PCI Configurations  ^  BIOS Binary  ^ +===== BIOS Overview ===== 
-|  **5.5.01.0052.07**  |  10.0.36.1030  |  4x1 PCIe Lanes  | TQMx50UC_5.5.01.0052.07_X64.bin +{{section>.:data#bios_overview&noheader}}
-|  :::  |  :::  |  1x4 PCIe Lanes  | TQMx50UC_5.5.01.0052.07_X64_pcie1x4.bin    | +
-|  :::  |  :::  |  1x2 + 2x1 PCIe Lanes  | TQMx50UC_5.5.01.0052.07_X64_pcie1x2_2x1.bin +
-^  ^^^^ +
-|  **5.5.01.0052.06**  |  10.0.36.1030  |  4x1 PCIe Lanes  | TQMx50UC_5.5.01.0052.06_X64.bin +
-|  :::  |  :::  |  1x4 PCIe Lanes  | TQMx50UC_5.5.01.0052.06_X64_pcie1x4.bin    | +
-|  :::  |  :::  |  1x2 + 2x1 PCIe Lanes  | TQMx50UC_5.5.01.0052.06_X64_pcie1x2_2x1.bin +
-^  ^^^^ +
-|  **5.5.01.0052.05**  |  10.0.36.1030  |  4x1 PCIe Lanes  | TQMx50UC_5.5.01.0052.05_X64.bin +
-|  :::  |  :::  |  1x4 PCIe Lanes  | TQMx50UC_5.5.01.0052.05_X64_pcie1x4.bin    | +
-|  :::  |  :::  |  1x2 + 2x1 PCIe Lanes  | TQMx50UC_5.5.01.0052.05_X64_pcie1x2_2x1.bin +
- +
 ===== Changelog ===== ===== Changelog =====
- +{{section>.:data#changelog&noheader}}
-++++ 5.5.01.0052.07 | +
-  *add support for LVDS bridge configuration +
-  *switch boot logo from gif format to bmp format +
-  *fix H2OUVE could not modify default SCU settings +
-  *update SMBIOS Type 0 'BIOS release date' +
-++++ +
-++++ 5.5.01.0052.06 | +
-  * fix GbE is disabled in _pcie1x4 and _pcie_1x2_2x1 configuration +
-  * reserve IRQs for TQ EAPI +
-  * update SMBIOS Type 0 'BIOS release date' +
-++++ +
-++++ 5.5.01.0052.05 | +
-  * remove clearing of ULPS5 bit on every boot +
-++++ +
  • Last modified: 2022/08/04 15:02