Differences
This shows you the differences between two versions of the page.
Previous revision | |||
— | en:x86:tqmxe39c2:data [2022/08/04 15:02] (current) – external edit 127.0.0.1 | ||
---|---|---|---|
Line 1: | Line 1: | ||
+ | ====== BIOS Overview ====== | ||
+ | |||
+ | <panel type=" | ||
+ | ^ BIOS Revision | ||
+ | | **Rev. 0107** | ||
+ | ^ ^^^^^ | ||
+ | | **Rev. 0105** | ||
+ | ^ ^^^^^ | ||
+ | | **Rev. 0104** | ||
+ | | ::: | ::: | ::: | 1x4 PCIe Lanes | TQMxE39C_5.12.30.21.12_PCIe_1x4.bin | ||
+ | | ::: | ::: | ::: | 1x2 + 2x1 PCIe Lanes | TQMxE39C_5.12.30.21.12_PCIe_1x22x1.bin | ||
+ | ^ ^^^^^ | ||
+ | | **Rev. 0103** | ||
+ | | ::: | ::: | ::: | 1x4 PCIe Lanes | TQMxE39C_5.12.30.21.09_PCIe_1x4.bin | ||
+ | | ::: | ::: | ::: | 1x2 + 2x1 PCIe Lanes | TQMxE39C_5.12.30.21.09_PCIe_1x22x1.bin | ||
+ | ^ ^^^^^ | ||
+ | | **Rev. 0102** | ||
+ | | ::: | ::: | ::: | 1x4 PCIe Lanes | TQMxE39C_5.12.30.21.08_PCIe_1x4.bin | ||
+ | | ::: | ::: | ::: | 1x2 + 2x1 PCIe Lanes | TQMxE39C_5.12.30.21.08_PCIe_1x22x1.bin | ||
+ | ^ ^^^^^ | ||
+ | | **Rev. 0101** | ||
+ | | ::: | ::: | ::: | 1x4 PCIe Lanes | TQMxE39C_5.12.09.16.04_PCIe_1x4.bin | ||
+ | | ::: | ::: | ::: | 1x2 + 2x1 PCIe Lanes | TQMxE39C_5.12.09.16.04_PCIe_1x22x1.bin | ||
+ | ^ ^^^^^ | ||
+ | | **Rev. 0100** | ||
+ | </ | ||
+ | ====== Changelog ====== | ||
+ | <panel type=" | ||
+ | < | ||
+ | <panel title=" | ||
+ | | ||
+ | * Close following security vulnerabilities | ||
+ | * CVE-2021-41839 | ||
+ | * CVE-2021-41841 | ||
+ | * CVE-2021-41840 | ||
+ | * CVE-2020-27339 | ||
+ | * CVE-2021-42060 | ||
+ | * CVE-2021-42113 | ||
+ | * CVE-2021-43522 | ||
+ | * CVE-2022-24069 | ||
+ | * CVE-2021-43615 | ||
+ | * CVE-2021-41837 | ||
+ | * CVE-2021-41838 | ||
+ | * CVE-2021-33627 | ||
+ | * CVE-2021-45971 | ||
+ | * CVE-2021-33626 | ||
+ | * CVE-2021-45970 | ||
+ | * CVE-2021-45969 | ||
+ | * CVE-2022-24030 | ||
+ | * CVE-2021-42554 | ||
+ | * CVE-2021-33625 | ||
+ | * CVE-2022-24031 | ||
+ | * CVE-2021-43323 | ||
+ | * CVE-2021-42059 | ||
+ | - Change Default configuration | ||
+ | + DTS < | ||
+ | - Disable Super I/Os not used | ||
+ | + SioNpcE285 | ||
+ | - Define USB Overcurrent pins | ||
+ | </ | ||
+ | <panel title=" | ||
+ | *core update to tag_05.12.30.0028 | ||
+ | * Update SIC code to 1.1.1 | ||
+ | * improve realtime behavior | ||
+ | </ | ||
+ | |||
+ | <panel title=" | ||
+ | *Adapt setup menu | ||
+ | * Unhide power limits | ||
+ | *Unhide DCI Enable | ||
+ | *USB Device functionality | ||
+ | *Unhide XDCI Support | ||
+ | *Adapt Strings of xDCI for better understanding | ||
+ | </ | ||
+ | <panel title=" | ||
+ | * Add Smart Battery Switch in BIOS Menu | ||
+ | *Support F1-Stepping | ||
+ | * Update PMC Version | ||
+ | * Update Microcode | ||
+ | * Update SIC Version | ||
+ | * Update GPIO configuration to fix SD-Card functionality | ||
+ | </ | ||
+ | <panel title=" | ||
+ | * core update to tag 05.12.30.0021 | ||
+ | * close security gap spectre variant 2, 3a and 4 | ||
+ | * fix 'State after G3' issue | ||
+ | * fix USB 3.0 not working | ||
+ | * adapt setup default configuration | ||
+ | * USB Per-Port Control > enabled | ||
+ | * adapt setup menu | ||
+ | * unhide "< | ||
+ | * hide "BIOS Boot Source" | ||
+ | * fix H2OUVE default bug of LFP configuration | ||
+ | * integrate MRC patch to fix ECC issue (stop booting with postcode 30) | ||
+ | * use old InsydeCrPkg to fix boot stop with postcode 0x0C84 or 0x004D | ||
+ | * fix not working SPI flash GD 25LQ128D | ||
+ | * support coinless Apl-I BIOS | ||
+ | * support Smart Battery | ||
+ | </ | ||
+ | |||
+ | <panel title=" | ||
+ | *update to Insyde BIOS 05.12.09.0016 | ||
+ | *update setup defaults (Memory Scrambler > disabled) | ||
+ | *adapt setup menu: hide more menus | ||
+ | *fix not working Single Power Button Event | ||
+ | *Implement fan scaling configuration | ||
+ | *update SioNct7802y package supporting Form Browser | ||
+ | *support form browser | ||
+ | *make IRQ 5, 6 and 7 adjustable | ||
+ | *fix not booting from external flash | ||
+ | *GPIO configuration were adapted to increase lifetime of pins | ||
+ | *fix not working Console Redirection | ||
+ | *add UEFI-LVDS and update driver | ||
+ | </ | ||
+ | |||
+ | <panel title=" | ||
+ | * adapt Child Device list in GOP mode | ||
+ | * switch from TQMxE39M to TQMxE39C1 | ||
+ | * adapt Setup Main Page and CPLD to TQMxE39C1 | ||
+ | * enable EFP2 per default | ||
+ | * adapt GOP configuration to TQMxE39C1 | ||
+ | * adapt VBIOS configuration to TQMxE39C1 | ||
+ | * fix not working passive display adapter | ||
+ | * Unhide EFP2 per default | ||
+ | * update setup defaults (USB Per-Port Control > enabled) | ||
+ | * add verb table for ALC262 codec | ||
+ | * fix not booting from external SPI-flash | ||
+ | </ | ||
+ | </ | ||
+ | </ | ||
+ | |||
+ | ====== Downloads ====== | ||
+ | |||
+ | <panel type=" | ||
+ | [[https:// | ||
+ | [size=70%]MD5SUM: | ||
+ | |||
+ | [[https:// | ||
+ | [size=70%]MD5SUM: | ||
+ | |||
+ | [[https:// | ||
+ | [size=70%]MD5SUM: | ||
+ | |||
+ | [[https:// | ||
+ | [size=70%]MD5SUM: | ||
+ | |||
+ | [[https:// | ||
+ | [size=70%]MD5SUM: | ||
+ | |||
+ | [[https:// | ||
+ | [size=70%]MD5SUM: | ||
+ | |||
+ | </ | ||
+ | |||
+ | <panel type=" | ||
+ | |||
+ | [[https:// | ||
+ | [size=70%]MD5SUM: | ||
+ | |||
+ | </ | ||
+ | |||
+ | <panel type=" | ||
+ | |||
+ | [[https:// | ||
+ | |||
+ | [[https:// | ||
+ | |||
+ | </ | ||
+ | |||
+ | ---- | ||
+ | ====== On-board I2C devices ====== | ||
+ | <panel type=" | ||
+ | ^ Bus ^ Destination | ||
+ | | SMBUS | SODIMM | ||
+ | | ::: | SODIMM | ||
+ | | ::: | SODIMM | ||
+ | | ::: | SODIMM | ||
+ | | ::: | NCT7802 | ||
+ | | ::: | FPGA | non | ||
+ | | ::: | COMe Con. | any | ||
+ | | I2C COMe | 24LC32 | ||
+ | | ::: | COMe Con. | any | ||
+ | | I2C intern | ||
+ | </ | ||